

FIG. 3 **CBUS** 11 **ROM -16** ROW DECODER 12-TIMING CONTROLLER **MEMORY ARRAY SENSE** COLUMN SWITCH CIRCUIT 13 AMPLIFIER UNIT COLUMN DECODER 14 15 **DBUS ABUS** 




FIG. 5





FIG. 6






FIG. 8




FIG. 9




FIG. 10




FIG. 11





FIG. 12



gp .<u>C</u> **₩** אנ wl\_n  $wl_n+1$ w1\_n+2 wl\_n+3 dcs2  $w1_n+m$ wl\_n+m+1 M3 M1